View MC74HC4351ADW_5164905.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

semiconductor technical data 1 rev 0 ? motorola, inc. 1997 12/97
"
" ! highperformance silicongate cmos the mc74hc4351a utilizes silicongate cmos technology to achieve fast propagation delays, low on resistances, and low off leakage currents. these analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from v cc to v ee ). the channelselect inputs determine which one of the analog inputs/ outputs is to be connected, by means of an analog switch, to the common output/input. the data at the channelselect inputs may be latched by using the activelow latch enable pin. when latch enable is high, the latch is transparent. when either enable 1 (active low) or enable 2 (active high) is inactive, all analog switches are turned off. the channelselect and enable inputs are compatible with standard cmos outputs; with pullup resistors, they are compatible with lsttl outputs. the device has been designed so the on resistance (r on ) is more linear over input voltage than r on of metalgate cmos analog switches. for multiplexers/demultiplexers without latches, see the hc4051a, hc4052a, and hc4053a. ? fast switching and propagation speeds ? low crosstalk between switches ? diode protection on all inputs/outputs ? analog power supply range (v cc v ee ) = 2.0 to 12.0 v ? digital (control) power supply range (v cc gnd) = 2.0 to 6.0 v ? improved linearity and lower on resistance than metalgate types ? low noise ? in compliance with the requirements defined by jedec standard no. 7a ? chip complexity: 222 fets or 55.5 equivalent gates this document contains information on a new product. specifications and information herein are subject to change without notice. pin assignment mc74hc4351a x5 x nc x6 x4 gnd v ee enable 2 enable 1 x7 5 4 3 2 1 10 9 8 7 6 14 15 16 17 18 19 20 11 12 13 x3 x0 x1 x2 v cc latch enable c b nc a nc = no connection dw suffix soic package case 751d04 n suffix plastic package case 73803 ordering information mc74hcxxxxan mc74hcxxxxadw mc74hcxxxxadt plastic soic tssop 1 20 1 20 dt suffix tssop package case 948e02 1 20
mc74hc4351a motorola highspeed cmos logic data dl129 e rev 6 2 logic diagram mc74hc4351a singlepole, 8position plus common off and address latch function table mc74hc4351 control inputs on enable select on channel 1 2 c b a (le = h)* l l h h l l l l l h x0 x1 l l h h l l l h h l x1 x2 l l h h l l h h l h x2 x3 l l h h l h h l h l x3 x4 l l h h h h l l l h x4 x5 l l h h h h l h h l x5 x6 l l h h h h h h l h x6 x l h h x h x h x h x x7 n h x x l x x x x x x none n x l x x x oe none x = don't care * when latch enable is low, the channel selection is latched and the channel address latch does not change states. ??????????????????????? ??????????????????????? maximum ratings* ??? ??? symbol ?????????????? ?????????????? parameter ?????? ?????? value ??? ??? unit ??? ? ? ? ??? v cc ?????????????? ? ???????????? ? ?????????????? positive dc supply voltage (ref. to gnd) (ref. to v ee ) ?????? ? ???? ? ?????? 0.5 to + 7.0 0.5 to 14.0 ??? ? ? ? ??? v ??? ??? v ee ?????????????? ?????????????? negative dc supply voltage (ref. to gnd) ?????? ?????? 7.0 to + 0.5 ??? ??? v ??? ??? v is ?????????????? ?????????????? analog input voltage ?????? ?????? v ee 0.5 to v cc + 0.5 ??? ??? v ??? ??? v in ?????????????? ?????????????? dc input voltage (ref. to gnd) ?????? ?????? 0.5 to v cc + 0.5 ??? ??? v ??? ??? i ?????????????? ?????????????? dc current into or out of any pin ?????? ?????? 25 ??? ??? ma ??? ? ? ? ??? p d ?????????????? ? ???????????? ? ?????????????? power dissipation in still air, plastic dip2 soic or tssop package2 ?????? ? ???? ? ?????? 750 500 ??? ? ? ? ??? mw ??? ??? t stg ?????????????? ?????????????? storage temperature ?????? ?????? 65 to + 150 ??? ??? c ??? ? ? ? t l ?????????????? ? ???????????? ? lead temperature, 1 mm from case for 10 seconds (plastic dip or soic package) ?????? ? ???? ? 260 ??? ? ? ? c * maximum ratings are those values beyond which damage to the device may occur. functional operation should be restricted to the recommended operating conditions. 2derating e plastic dip: 10 mw/ c from 65 to 125 c soic package: 7 mw/ c from 65 to 125 c tssop package: 6.1 mw/ c from 65 to 125 c for high frequency or heavy load considerations, see chapter 2 of the motorola highspeed cmos data book (dl129/d). this device contains protection circuitry to guard against damage due to high static voltages or electric fields. however, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this highimpedance cir- cuit. for proper operation, v in and v out should be constrained to the ranges indicated in the recom- mended operating conditions. unused digital input pins must be tied to an appropriate logic voltage level (e.g., either gnd or v cc ). unused analog i/o pins may be left open or terminated. see applica- tions information. multiplexer/ demultiplexer 17 x0 18 x1 19 x2 16 x3 1 x4 6 x5 2 x6 5 x7 analog inputs/outputs 4 x common output/input channel address latch 13 b 15 a 12 c 11 latch enable 7 enable 1 8 enable 2 switch enables pin 20 = v cc pin 9 = v ee pin 10 = gnd pins 3, 14 = nc channelselect inputs
mc74hc4351a highspeed cmos logic data dl129 e rev 6 3 motorola recommended operating conditions ???? ???? symbol ?????????????? ?????????????? parameter ??? ??? min ??? ??? max ??? ??? unit ???? ? ?? ? ???? v cc ?????????????? ? ???????????? ? ?????????????? positive dc supply voltage (ref. to gnd) (ref. to v ee ) ??? ? ? ? ??? 2.0 2.0 ??? ? ? ? ??? 6.0 12.0 ??? ? ? ? ??? v ???? ???? v ee ?????????????? ?????????????? negative dc supply voltage (ref. to gnd) ??? ??? 6.0 ??? ??? gnd ??? ??? v ???? ???? v is ?????????????? ?????????????? analog input voltage ??? ??? v ee ??? ??? v cc ??? ??? v ???? ???? v in ?????????????? ?????????????? digital input voltage (ref. to gnd) ??? ??? gnd ??? ??? v cc ??? ??? v ???? ???? v io * ?????????????? ?????????????? static or dynamic voltage across switch ??? ??? e ??? ??? 1.2 ??? ??? v ???? ???? t a ?????????????? ?????????????? operating temperature, all package types ??? ??? 55 ??? ??? + 125 ??? ??? c ???? ? ?? ? ? ?? ? ???? t r , t f ?????????????? ? ???????????? ? ? ???????????? ? ?????????????? input rise and fall time, v cc = 2.0 v channel select or enable v cc = 4.5 v inputs (figure 9a) v cc = 6.0 v ??? ? ? ? ? ? ? ??? 0 0 0 ??? ? ? ? ? ? ? ??? 1000 500 400 ??? ? ? ? ? ? ? ??? ns * for voltage drops across the switch greater than 1.2 v (switch on), excessive v cc current may be drawn; i.e., the current out of the switch may contain both v cc and switch input components. the reliability of the device will be unaffected unless the maximum ratings are exceeded. dc electrical characteristics digital section (voltages referenced to gnd) v ee = gnd, except where noted ???? ???? sbl ????????? ????????? p ????????? ????????? t c di i ???? ???? v ????????? ????????? guaranteed limit ??? ??? ui ???? ? ?? ? ???? symbol ????????? ? ??????? ? ????????? parameter ????????? ? ??????? ? ????????? test conditions ???? ? ?? ? ???? v cc v ??? ? ?? ??? 55 to 25 c ???? ? ?? ? ???? 85 c ???? ? ?? ? ???? 125 c ??? ? ? ? ??? unit ???? ? ?? ? ? ?? ? ???? v ih ????????? ? ??????? ? ? ??????? ? ????????? minimum highlevel input voltage, channelselect or enable inputs ????????? ? ??????? ? ? ??????? ? ????????? r on = per spec ???? ? ?? ? ? ?? ? ???? 2.0 3.0 4.5 6.0 ??? ? ?? ? ?? ??? 1.5 2.1 3.15 4.2 ???? ? ?? ? ? ?? ? ???? 1.5 2.1 3.15 4.2 ???? ? ?? ? ? ?? ? ???? 1.5 2.1 3.15 4.2 ??? ? ? ? ? ? ? ??? v ???? ? ?? ? ? ?? ? ???? v il ????????? ? ??????? ? ? ??????? ? ????????? maximum lowlevel input voltage, channelselect or enable inputs ????????? ? ??????? ? ? ??????? ? ????????? r on = per spec ???? ? ?? ? ? ?? ? ???? 2.0 3.0 4.5 6.0 ??? ? ?? ? ?? ??? 0.5 0.9 1.35 1.8 ???? ? ?? ? ? ?? ? ???? 0.5 0.9 1.35 1.8 ???? ? ?? ? ? ?? ? ???? 0.5 0.9 1.35 1.8 ??? ? ? ? ? ? ? ??? v ???? ? ?? ? ? ?? ? i in ????????? ? ??????? ? ? ??????? ? maximum input leakage current, channelselect or enable inputs ????????? ? ??????? ? ? ??????? ? v in = v cc or gnd, v ee = 6.0 v ???? ? ?? ? ? ?? ? 6.0 ??? ? ?? ? ?? 0.1 ???? ? ?? ? ? ?? ? 1.0 ???? ? ?? ? ? ?? ? 1.0 ??? ? ? ? ? ? ? m a ???? ? ?? ? ? ?? ? ???? i cc ????????? ? ??????? ? ? ??????? ? ????????? maximum quiescent supply current (per package) ????????? ? ??????? ? ? ??????? ? ????????? channel select = v cc or gnd enables = v cc or gnd v is = v cc or gnd v ee = gnd v io = 0 v v ee = 6.0 ???? ? ?? ? ? ?? ? ???? 6.0 6.0 ??? ? ?? ? ?? ??? 1 4 ???? ? ?? ? ? ?? ? ???? 10 40 ???? ? ?? ? ? ?? ? ???? 40 160 ??? ? ? ? ? ? ? ??? m a note: information on typical parametric values can be found in chapter 2 of the motorola highspeed cmos data book (dl129/d). dc electrical characteristics analog section ??? ??? sbl ????????? ????????? p ????????? ????????? t c di i ??? ??? v ??? ??? v ????????? ????????? guaranteed limit ??? ??? ui ??? ? ? ? ??? symbol ????????? ? ??????? ? ????????? parameter ????????? ? ??????? ? ????????? test conditions ??? ? ? ? ??? v cc v ??? ? ? ? ??? v ee v ???? ? ?? ? ???? 55 to 25 c ???? ? ?? ? ???? 85 c ??? ? ?? ??? 125 c ??? ? ? ? ??? unit ??? ? ? ? ??? r on ????????? ? ??????? ? ????????? maximum aono resistance ????????? ? ??????? ? ????????? v in = v il or v ih v is = v cc to v ee i s 2.0 ma (figures 1, 2) ??? ? ? ? ??? 4.5 4.5 6.0 ??? ? ? ? ??? 0.0 4.5 6.0 ???? ? ?? ? ???? 190 120 100 ???? ? ?? ? ???? 240 150 125 ??? ? ?? ??? 280 170 140 ??? ? ? ? ??? w ??? ? ? ? ??? ????????? ? ??????? ? ????????? ????????? ? ??????? ? ????????? v in = v il or v ih v is = v cc or v ee (endpoints) i s 2.0 ma (figures 1, 2) ??? ? ? ? ??? 4.5 4.5 6.0 ??? ? ? ? ??? 0.0 4.5 6.0 ???? ? ?? ? ???? 150 100 80 ???? ? ?? ? ???? 190 125 100 ??? ? ?? ??? 230 140 115 ??? ? ? ? ??? ??? ? ? ? ? ? ? ??? d r on ????????? ? ??????? ? ? ??????? ? ????????? maximum difference in aono resistance between any two channels in the same package ????????? ? ??????? ? ? ??????? ? ????????? v in = v il or v ih v is = 1/2 (v cc v ee ) i s 2.0 ma ??? ? ? ? ? ? ? ??? 4.5 4.5 6.0 ??? ? ? ? ? ? ? ??? 0.0 4.5 6.0 ???? ? ?? ? ? ?? ? ???? 30 12 10 ???? ? ?? ? ? ?? ? ???? 35 15 12 ??? ? ?? ? ?? ??? 40 18 14 ??? ? ? ? ? ? ? ??? w
mc74hc4351a motorola highspeed cmos logic data dl129 e rev 6 4 dc electrical characteristics analog section ??? ??? unit ????????? ????????? guaranteed limit ??? ??? v ee v ??? ??? v cc v ????????? ????????? test conditions ????????? ????????? parameter ??? ??? symbol ??? ??? unit ??? ??? 125 c ???? ???? 85 c ???? ???? 55 to 25 c ??? ??? v ee v ??? ??? v cc v ????????? ????????? test conditions ????????? ????????? parameter ??? ??? symbol ??? ? ? ? ? ? ? ??? i off ????????? ? ??????? ? ? ??????? ? ????????? maximum offchannel leakage current, any one channel ????????? ? ??????? ? ? ??????? ? ????????? v in = v il or v ih v io = v cc v ee switch off (figure 3) ??? ? ? ? ? ? ? ??? 6.0 ??? ? ? ? ? ? ? ??? 6.0 ???? ? ?? ? ? ?? ? ???? 0.1 ???? ? ?? ? ? ?? ? ???? 0.5 ??? ? ?? ? ?? ??? 1.0 ??? ? ? ? ? ? ? ??? m a ??? ? ? ? ??? ????????? ? ??????? ? ????????? maximum offchannel leakage current, common channel ????????? ? ??????? ? ????????? v in = v il or v ih v io = v cc v ee switch off (figure 4) ??? ? ? ? ??? 6.0 ??? ? ? ? ??? 6.0 ???? ? ?? ? ???? 0.2 ???? ? ?? ? ???? 2.0 ??? ? ?? ??? 4.0 ??? ? ? ? ??? ??? ? ? ? ??? i on ????????? ? ??????? ? ????????? maximum onchannel leakage current, channel to channel ????????? ? ??????? ? ????????? v in = v il or v ih switch to switch = v cc v ee (figure 5) ??? ? ? ? ??? 6.0 ??? ? ? ? ??? 6.0 ???? ? ?? ? ???? 0.2 ???? ? ?? ? ???? 2.0 ??? ? ?? ??? 4.0 ??? ? ? ? ??? m a ac electrical characteristics (c l = 50 pf, input t r = t f = 6 ns) ???? sbl ?????????????????? p ???? v ????????? guaranteed limit ??? ui ???? ? ?? ? ???? symbol ?????????????????? ? ???????????????? ? ?????????????????? parameter ???? ? ?? ? ???? v cc v ???? ? ?? ? ???? 55 to 25 c ??? ? ?? ??? 85 c ???? ? ?? ? ???? 125 c ??? ? ? ? ??? unit ???? ? ?? ? ???? t plh , t phl ?????????????????? ? ???????????????? ? ?????????????????? maximum propagation delay, channelselect to analog output (figure 9) ???? ? ?? ? ???? 2.0 4.5 6.0 ???? ? ?? ? ???? 370 74 63 ??? ? ?? ??? 465 93 79 ???? ? ?? ? ???? 550 110 94 ??? ? ? ? ??? ns ???? ? ?? ? ???? t plh , t phl ?????????????????? ? ???????????????? ? ?????????????????? maximum propagation delay, analog input to analog output (figure 10) ???? ? ?? ? ???? 2.0 4.5 6.0 ???? ? ?? ? ???? 60 12 10 ??? ? ?? ??? 75 15 13 ???? ? ?? ? ???? 90 18 15 ??? ? ? ? ??? ns ???? ? ?? ? ? ?? ? t plh , t phl ?????????????????? ? ???????????????? ? ? ???????????????? ? maximum propagation delay, latch enable to analog output (figure 12) ???? ? ?? ? ? ?? ? 2.0 4.5 6.0 ???? ? ?? ? ? ?? ? 325 65 55 ??? ? ?? ? ?? 410 82 70 ???? ? ?? ? ? ?? ? 485 97 82 ??? ? ? ? ? ? ? ns ???? ? ?? ? ? ?? ? ???? t plz , t phz ?????????????????? ? ???????????????? ? ? ???????????????? ? ?????????????????? maximum propagation delay, enable 1 or 2 to analog output (figure 11) ???? ? ?? ? ? ?? ? ???? 2.0 4.5 6.0 ???? ? ?? ? ? ?? ? ???? 290 58 49 ??? ? ?? ? ?? ??? 365 73 62 ???? ? ?? ? ? ?? ? ???? 435 87 74 ??? ? ? ? ? ? ? ??? ns ???? ? ?? ? ???? t pzl , t pzh ?????????????????? ? ???????????????? ? ?????????????????? maximum propagation delay, enable 1 or 2 to analog output (figure 11) ???? ? ?? ? ???? 2.0 4.5 6.0 ???? ? ?? ? ???? 345 69 59 ??? ? ?? ??? 435 87 74 ???? ? ?? ? ???? 515 103 87 ??? ? ? ? ??? ns ???? ???? c in ?????????????????? ?????????????????? maximum input capacitance ???? ???? e ???? ???? 10 ??? ??? 10 ???? ???? 10 ??? ??? pf ???? ???? c l/o ?????????? ?????????? maximum capacitance analog i/o ???????? ???????? enable 1 = v ih , enable 2 = v il ???? ???? e ???? ???? 35 ??? ??? 35 ???? ???? 35 ??? ??? pf ???? ???? ?????????? ?????????? common o/i ???????? ???????? ???? ???? e ???? ???? 130 ??? ??? 130 ???? ???? 130 ??? ??? ???? ???? ?????????? ?????????? feedthrough ???????? ???????? ???? ???? e ???? ???? 1.0 ??? ??? 1.0 ???? ???? 1.0 ??? ??? notes: 1. for propagation delays with loads other than 50 pf, see c hapter 2 of the motorola highspeed cmos data book (dl129/d). 2. information on typical parametric values can be found in c hapter 2 of the motorola highspeed cmos data book (dl129/d). c pd power dissipation capacitance (per packa g e) (fi g ure 14)* typical @ 25 c, v cc = 5.0 v pf c pd power dissipation capacitance (per package) (figure 14) 45 pf * used to determine the noload dynamic power consumption: p d = c pd v cc 2 f + i cc v cc . for load considerations, see chapter 2 of the motorola highspeed cmos data book (dl129/d).
mc74hc4351a highspeed cmos logic data dl129 e rev 6 5 motorola timing requirements (input t r = t f = 6 ns) ???? ???? sbl ????????????????? ????????????????? p ???? ???? v ????????? ????????? guaranteed limit ??? ??? ui ???? ? ?? ? ???? symbol ????????????????? ? ??????????????? ? ????????????????? parameter ???? ? ?? ? ???? v cc v ??? ? ?? ??? 55 to 25 c ???? ? ?? ? ???? 85 c ???? ? ?? ? ???? 125 c ??? ? ? ? ??? unit ???? ? ?? ? ???? t su ????????????????? ? ??????????????? ? ????????????????? minimum setup time, channelselect to latch enable (figure 12) ???? ? ?? ? ???? 2.0 4.5 6.0 ??? ? ?? ??? 100 20 17 ???? ? ?? ? ???? 125 25 21 ???? ? ?? ? ???? 150 30 26 ??? ? ? ? ??? ns ???? ? ?? ? ???? t h ????????????????? ? ??????????????? ? ????????????????? minimum hold time, latch enable to channel select (figure 12) ???? ? ?? ? ???? 2.0 4.5 6.0 ??? ? ?? ??? 0 0 0 ???? ? ?? ? ???? 0 0 0 ???? ? ?? ? ???? 0 0 0 ??? ? ? ? ??? ns ???? ? ?? ? ???? t w ????????????????? ? ??????????????? ? ????????????????? minimum pulse width, latch enable (figure 12) ???? ? ?? ? ???? 2.0 4.5 6.0 ??? ? ?? ??? 80 16 14 ???? ? ?? ? ???? 100 20 17 ???? ? ?? ? ???? 120 24 20 ??? ? ? ? ??? ns ???? ? ?? ? ? ?? ? ???? t r , t f ????????????????? ? ??????????????? ? ? ??????????????? ? ????????????????? maximum input rise and fall times, channelselect, latch enable, and enables 1 and 2 ???? ? ?? ? ? ?? ? ???? 2.0 4.5 6.0 ??? ? ?? ? ?? ??? 1000 500 400 ???? ? ?? ? ? ?? ? ???? 1000 500 400 ???? ? ?? ? ? ?? ? ???? 1000 500 400 ??? ? ? ? ? ? ? ??? ns note: information on typical parametric values can be found in chapter 2 of the motorola highspeed cmos data book (dl129/d). additional application characteristics (gnd = 0.0 v) ??? ??? sbl ??????????? ??????????? p ??????????? ??????????? t c di i ??? ??? v ??? ??? v ????? ????? limit* ??? ??? ui ??? ? ? ? symbol ??????????? ? ????????? ? parameter ??????????? ? ????????? ? test condition ??? ? ? ? v cc v ??? ? ? ? v ee v ????? ? ??? ? 25 c 74hc ??? ? ? ? unit ??? ? ? ? ??? bw ??????????? ? ????????? ? ??????????? maximum onchannel bandwidth or minimum frequency response ??????????? ? ????????? ? ??????????? f in = 1 mhz sine wave adjust f in voltage to obtain 0 dbm at v os ??? ? ? ? ??? ??? ? ? ? ??? ????? ? ??? ? ????? 51 52 53 ??? ? ? ? ??? mhz ??? ? ? ? ??? ??????????? ? ????????? ? ??????????? minimum frequency response (figure 6) ??????????? ? ????????? ? ??????????? adjust f i n v oltage to obtain 0 dbm at v os increase f in frequency until db meter reads 3 db r l = 50 w , c l = 10 pf ??? ? ? ? ??? 2.25 4.50 6.00 ??? ? ? ? ??? 2.25 4.50 6.00 ????? ? ??? ? ????? 80 95 120 80 95 120 80 95 120 ??? ? ? ? ??? ??? ? ? ? ? ? ? ? ? ? ??? e ??????????? ? ????????? ? ? ????????? ? ? ????????? ? ??????????? offchannel feedthrough isolation (figure 7) ??????????? ? ????????? ? ? ????????? ? ? ????????? ? ??????????? f in sine wave adjust f in voltage to obtain 0 dbm at v is f in = 10 khz, r l = 600 w , c l = 50 pf ??? ? ? ? ? ? ? ? ? ? ??? 2.25 4.50 6.00 ??? ? ? ? ? ? ? ? ? ? ??? 2.25 4.50 6.00 ????? ? ??? ? ? ??? ? ? ??? ? ????? 50 50 50 ??? ? ? ? ? ? ? ? ? ? ??? db ??? ? ? ? ??? ??????????? ? ????????? ? ??????????? ??????????? ? ????????? ? ??????????? f in = 1.0 mhz, r l = 50 w , c l = 10 pf ??? ? ? ? ??? 2.25 4.50 6.00 ??? ? ? ? ??? 2.25 4.50 6.00 ????? ? ??? ? ????? 40 40 40 ??? ? ? ? ??? ??? ? ? ? ? ? ? ? ? ? ??? e ??????????? ? ????????? ? ? ????????? ? ? ????????? ? ??????????? feedthrough noise, channel select input to common o/i (figure 8) ??????????? ? ????????? ? ? ????????? ? ? ????????? ? ??????????? v in 1 mhz square wave (t r = t f = 6 ns) adjust r l at setup so that i s = 0 a enable = gnd r l = 600 w , c l = 50 pf ??? ? ? ? ? ? ? ? ? ? ??? 2.25 4.50 6.00 ??? ? ? ? ? ? ? ? ? ? ??? 2.25 4.50 6.00 ????? ? ??? ? ? ??? ? ? ??? ? ????? 25 105 135 ??? ? ? ? ? ? ? ? ? ? ??? mv pp ??? ? ? ? ??? ??????????? ? ????????? ? ??????????? ??????????? ? ????????? ? ??????????? r l = 10 k w , c l = 10 pf ??? ? ? ? ??? 2.25 4.50 6.00 ??? ? ? ? ??? 2.25 4.50 6.00 ????? ? ??? ? ????? 35 145 190 ??? ? ? ? ??? ??? ? ? ? ? ? ? ? ? ? ??? e ??????????? ? ????????? ? ? ????????? ? ? ????????? ? ??????????? crosstalk between any two switches (figure 13) (test does not apply to hc4351) ??????????? ? ????????? ? ? ????????? ? ? ????????? ? ??????????? f in sine wave adjust f in voltage to obtain 0 dbm at v is f in = 10 khz, r l = 600 w , c l = 50 pf ??? ? ? ? ? ? ? ? ? ? ??? 2.25 4.50 6.00 ??? ? ? ? ? ? ? ? ? ? ??? 2.25 4.50 6.00 ????? ? ??? ? ? ??? ? ? ??? ? ????? 50 50 50 ??? ? ? ? ? ? ? ? ? ? ??? db ??? ? ? ? ??? ??????????? ? ????????? ? ??????????? ??????????? ? ????????? ? ??????????? f in = 1 mhz, r l = 50 w , c l = 10 pf ??? ? ? ? ??? 2.25 4.50 6.00 ??? ? ? ? ??? 2.25 4.50 6.00 ????? ? ??? ? ????? 60 60 60 ??? ? ? ? ??? ??? ? ? ? ? ? ? ? ? ? ??? thd ??????????? ? ????????? ? ? ????????? ? ? ????????? ? ??????????? total harmonic distortion (figure 15) ??????????? ? ????????? ? ? ????????? ? ? ????????? ? ??????????? f in = 1 khz, r l = 10 k w , c l = 50 pf thd = thd measured thd source v is = 4.0 v pp sine wave v is = 8.0 v pp sine wave v is = 11.0 v pp sine wave ??? ? ? ? ? ? ? ? ? ? ??? 2.25 4.50 6.00 ??? ? ? ? ? ? ? ? ? ? ??? 2.25 4.50 6.00 ????? ? ??? ? ? ??? ? ? ??? ? ????? 0.10 0.08 0.05 ??? ? ? ? ? ? ? ? ? ? ??? % * limits not tested. determined by design and verified by qualification.
mc74hc4351a motorola highspeed cmos logic data dl129 e rev 6 6 figure 1a. typical on resistance, v cc v ee = 2.0 v figure 1b. typical on resistance, v cc v ee = 4.5 v 250 200 150 100 50 0 0.25 0.50 0.75 1.0 1.25 1.5 1.75 2.0 2.25 v is , input voltage (volts), referenced to v ee r on , on resistance (ohms) 100 80 60 40 20 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.5 v is , input voltage (volts), referenced to v ee r on , on resistance (ohms) 25 c 55 c 125 c 25 c 55 c 125 c 4.0 tbd tbd figure 1c. typical on resistance, v cc v ee = 6.0 v figure 1d. typical on resistance, v cc v ee = 9.0 v 105 90 75 60 45 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 v is , input voltage (volts), referenced to v ee r on , on resistance (ohms) 75 60 45 30 15 0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 v is , input voltage (volts), referenced to v ee r on , on resistance (ohms) 30 15 5.0 5.5 6.0 25 c 55 c 125 c 25 c 55 c 125 c tbd tbd figure 1e. typical on resistance, v cc v ee = 12.0 v figure 2. on resistance test setup 1.0 2.0 70 60 50 40 30 0 v is , input voltage (volts), referenced to v ee r on , on resistance (ohms) 20 10 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10.0 11.0 12.0 25 c 55 c 125 c plotter mini computer programmable power supply dc analyzer v cc device under test + v ee analog in common out gnd tbd
mc74hc4351a highspeed cmos logic data dl129 e rev 6 7 motorola figure 3. maximum off channel leakage current, any one channel, test setup figure 4. maximum off channel leakage current, common channel, test setup off off 8 20 v cc v ee nc a v cc v ee v cc off off 20 v cc analog i/o common o/i v cc v ee v cc common o/i analog i/o 7 v ih 9 10 8 v ee 7 v ih 9 10 a figure 5. maximum on channel leakage current, channel to channel, test setup figure 6. maximum on channel bandwidth, test setup on off 20 v cc n/c a analog i/o on 20 v cc 0.1 m f c l * f in r l db meter *includes all probe and jig capacitance. v os v cc v ee v cc common o/i 8 v ee 7 v il 9 10 v ih 8 v ee 7 v cc 9 10 figure 7. off channel feedthrough isolation, test setup figure 8. feedthrough noise, channel select to common out, test setup off 20 v cc 0.1 m f c l * f in r l db meter *includes all probe and jig capacitance. v os r l v is on/off 20 v cc c l * r l *includes all probe and jig capacitance. channel select test point 11 v cc off/on r l r l v cc gnd v in 1 mhz t r = t f = 6 ns analog i/o common o/i 8 v ee 7 9 10 8 v ee 7 v cc 9 10
mc74hc4351a motorola highspeed cmos logic data dl129 e rev 6 8 figure 9a. propagation delays, channel select to analog out figure 9b. propagation delay, test setup channel select to analog out on/off 20 v cc c l * *includes all probe and jig capacitance. channel select test point off/on v cc analog i/o common o/i channel select analog out t r t f 90% 50% 10% v cc gnd t phl t plh 50% 8 7 v cc 9 10 v cc gnd analog in analog out 50% t plh t phl 50% figure 10a. propagation delays, analog in to analog out figure 10b. propagation delay, test setup analog in to analog out on 20 v cc *includes all probe and jig capacitance. test point common o/i analog i/o c l * 8 7 v cc 9 10 on/off v cc test point 20 v cc 1 k w c l * 1 2 1 2 analog i/o 8 7 9 10 enable figure 11a. propagation delay, enable 1 or 2 to analog out 50% 50% 90% 10% t pzl t plz t pzh t phz high impedance v ol v oh high impedance v cc gnd 50% analog out enable figure 11b. propagation delay, test setup enable to analog out analog out position when testing t plz and t pzl position when testing t phz and t pzh 1 2
mc74hc4351a highspeed cmos logic data dl129 e rev 6 9 motorola figure 12a. propagation delay, latch enable to analog out on/off 20 v cc c l * *includes all probe and jig capacitance. latch enable test point off/on v cc analog i/o common o/i figure 12b. propagation delay, test setup latch enable to analog out channel select latch enable 2 common o/i gnd v cc gnd v cc 50% 50% 50% 90% 10% t su t h t f t r t w t plh , t phl 8 7 v cc 9 10 channel select 11 figure 13. crosstalk between any two switches, test setup r l on 20 c l * *includes all probe and jig capacitance. off r l v is r l c l * v os f in 0.1 m f v cc db meter 8 7 9 10 r l v cc v ee figure 14. power dissipation capacitance, test set-up on/off 20 v cc channel select nc off/on v cc 11 v cc analog i/o common o/i a 8 7 v cc 9 10 v ee figure 15a. total harmonic distortion, test set-up on 20 v cc 0.1 m f c l * f in r l to distortion meter *includes all probe and jig capacitance. v os v is 8 7 v cc 9 10 v ee figure 15b. plot, harmonic distortion 0 10 20 30 40 50 1.0 2.0 3.125 frequency (khz) db 60 70 80 90 fundamental frequency device source
mc74hc4351a motorola highspeed cmos logic data dl129 e rev 6 10 applications information the channel select and enable control pins should be at v cc or gnd logic levels. v cc being recognized as a logic high and gnd being recognized as a logic low. in this example: v cc = + 5 v = logic high gnd = 0 v = logic low the maximum analog voltage swings are determined by the supply voltages v cc and v ee . the positive peak analog voltage should not exceed v cc . similarly, the negative peak analog voltage should not go below v ee . in this example, the difference between v cc and v ee is ten volts. therefore, us- ing the configuration in figure 16, a maximum analog signal of ten volts peaktopeak can be controlled. unused analog inputs/outputs may be left floating (i.e., not connected). how- ever, tying unused analog inputs and outputs to v cc or gnd through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch. although used here, balanced supplies are not a require- ment. the only constraints on the power supplies are that: v cc gnd = 2 to 6 volts v ee gnd = 0 to 6 volts v cc v ee = 2 to 12 volts and v ee gnd when voltage transients above v cc and/or below v ee are anticipated on the analog channels, external germanium or schottky diodes (d x ) are recommended as shown in figure 17. these diodes should be able to absorb the maxi- mum anticipated current surges during clipping. figure 16. application example figure 17. external germanium or schottky clipping diodes analog signal on 20 +5 v analog signal + 5 v 5 v + 5 v 5 v to external cmos circuitry 0 to 5 v digital signals on/off 9 20 v cc v ee d x v ee d x v cc d x 8 7 9 10 5 v +5 v 15 13 12 11 10 v ee v cc d x figure 18. interfacing lsttl/nmos to cmos inputs a. using pullup resistors b. using hct interface analog signal on/off 20 + 5 v analog signal + 5 v v ee + 5 v v ee r * lsttl/nmos circuitry + 5 v * 2 k r 10 k analog signal on/off 20 + 5 v analog signal + 5 v v ee + 5 v v ee lsttl/nmos circuitry + 5 v hct buffer 8 7 9 10 v ee v cc 15 13 12 11 r rr 8 7 9 10 v ee v cc 15 13 12 11
mc74hc4351a highspeed cmos logic data dl129 e rev 6 11 motorola function diagram hc4351a x0 17 x1 x2 x3 x4 x5 x6 x7 6 2 5 x 4 a 15 latch & level shifter latch & level shifter latch & level shifter b 13 c 12 latch enable 11 level shifter enable 1 7 8 enable 2
mc74hc4351a motorola highspeed cmos logic data dl129 e rev 6 12 outline dimensions n suffix plastic package case 73803 issue e notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: inch. 3. dimension l to center of lead when formed parallel. 4. dimension b does not include mold flash. m l j 20 pl m b m 0.25 (0.010) t dim min max min max millimeters inches a 25.66 27.17 1.010 1.070 b 6.10 6.60 0.240 0.260 c 3.81 4.57 0.150 0.180 d 0.39 0.55 0.015 0.022 g 2.54 bsc 0.100 bsc j 0.21 0.38 0.008 0.015 k 2.80 3.55 0.110 0.140 l 7.62 bsc 0.300 bsc m 0 15 0 15 n 0.51 1.01 0.020 0.040 e 1.27 1.77 0.050 0.070 1 11 10 20 a seating plane k n f g d 20 pl t m a m 0.25 (0.010) t e b c f 1.27 bsc 0.050 bsc dw suffix plastic soic package case 751d04 issue e notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimensions a and b do not include mold protrusion. 4. maximum mold protrusion 0.150 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.13 (0.005) total in excess of d dimension at maximum material condition. a b 20 1 11 10 s a m 0.010 (0.25) b s t d 20x m b m 0.010 (0.25) p 10x j f g 18x k c t seating plane m r x 45 dim min max min max inches millimeters a 12.65 12.95 0.499 0.510 b 7.40 7.60 0.292 0.299 c 2.35 2.65 0.093 0.104 d 0.35 0.49 0.014 0.019 f 0.50 0.90 0.020 0.035 g 1.27 bsc 0.050 bsc j 0.25 0.32 0.010 0.012 k 0.10 0.25 0.004 0.009 m 0 7 0 7 p 10.05 10.55 0.395 0.415 r 0.25 0.75 0.010 0.029
mc74hc4351a highspeed cmos logic data dl129 e rev 6 13 motorola outline dimensions dt suffix plastic tssop package case 948e02 issue a dim a min max min max inches 6.60 0.260 millimeters b 4.30 4.50 0.169 0.177 c 1.20 0.047 d 0.05 0.15 0.002 0.006 f 0.50 0.75 0.020 0.030 g 0.65 bsc 0.026 bsc h 0.27 0.37 0.011 0.015 j 0.09 0.20 0.004 0.008 j1 0.09 0.16 0.004 0.006 k 0.19 0.30 0.007 0.012 k1 0.19 0.25 0.007 0.010 l 6.40 bsc 0.252 bsc m 0 8 0 8 notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimension a does not include mold flash, protrusions or gate burrs. mold flash or gate burrs shall not exceed 0.15 (0.006) per side. 4. dimension b does not include interlead flash or protrusion. interlead flash or protrusion shall not exceed 0.25 (0.010) per side. 5. dimension k does not include dambar protrusion. allowable dambar protrusion shall be 0.08 (0.003) total in excess of the k dimension at maximum material condition. 6. terminal numbers are shown for reference only. 7. dimension a and b are to be determined at datum plane w. 110 11 20 pin 1 ident a b t 0.100 (0.004) c d g h section nn k k1 jj1 n n m f w seating plane v u s u m 0.10 (0.004) v s t 20x ref k l l/2 2x s u 0.15 (0.006) t detail e 0.25 (0.010) detail e 6.40 0.252 s u 0.15 (0.006) t motorola reserves the right to make changes without further notice to any products herein. motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. atypicalo parameters which may be provided in motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. motorola does not convey any license under its patent rights nor the rights of others. motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the motorola product could create a situation where personal injury or death may occur. should buyer purchase or use motorola products for any such unintended or unauthorized application, buyer shall indemnify and hold motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that motorola was negligent regarding the design or manufacture of the part. motorola and are registered trademarks of motorola, inc. motorola, inc. is an equal opportunity/affirmative action employer. mc74hc4351a/d ? mfax is a trademark of motorola, inc. how to reach us: usa / europe / locations not listed : motorola literature distribution; japan : nippon motorola ltd.: spd, strategic planning office, 141, p.o. box 5405, denver, colorado 80217. 13036752140 or 18004412447 4321 nishigotanda, shagawaku, tokyo, japan. 0354878488 customer focus center: 18005216274 mfax ? : rmfax0@email.sps.mot.com touchtone 1 6022446609 asia / pacific : motorola semiconductors h.k. ltd.; 8b tai ping industrial park, motorola fax back system us & canada only 18007741848 51 ting kok road, tai po, n.t., hong kong. 85226629298 http://sps.motorola.com/mfax/ home page : http://motorola.com/sps/

▲Up To Search▲

Price & Availability of MC74HC4351ADW

	To Download MC74HC4351ADW Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .